1. Executive Summary The MEYD‑675 is a high‑performance, low‑power System‑on‑Chip (SoC) designed specifically for edge‑AI workloads in industrial, automotive, and consumer‑grade devices. By combining a heterogeneous compute fabric with an on‑die AI‑optimized memory subsystem, the MEYD‑675 delivers up to 2 TOPS/W (tera‑operations per second per watt) while maintaining a compact 12 mm × 12 mm footprint in a 7 nm FinFET process.
| Feature | Benefit | |---------|----------| | – 4× ARM Cortex‑A78AE + 8× custom AI‑matrix cores | Seamless handling of control‑plane code and massive data‑parallel inference | | Unified 8 GB LPDDR5X on‑die with 2 TB/s bandwidth | Eliminates off‑chip memory bottlenecks, reduces latency | | Integrated Secure Enclave (TEE) | Hardware‑rooted attestation, secure model deployment | | Dynamic Voltage & Frequency Scaling (DVFS) + power islands | Fine‑grained power management for battery‑operated devices | | Standardized I/O – PCIe 4.0 x4, USB 3.2, MIPI‑CSI/DSI, Ethernet 1 GbE | Easy integration into existing hardware ecosystems | | Software Stack – Open‑source SDK, ONNX runtime, TensorFlow‑Lite micro | Fast time‑to‑market for developers | 2. Architectural Overview 2.1 Compute Fabric | Block | Description | |-------|-------------| | ARM Cortex‑A78AE (4‑core) | General‑purpose cores with advanced reliability extensions (A‑R‑E) for real‑time control, OS, and pre‑/post‑processing. | | AI Matrix Cores (8×) | 64‑bit fixed‑point MAC arrays, each with 256 KB local SRAM, supporting INT8/INT16 and mixed‑precision FP16/FP32. | | DSP Subsystem | 2× 32‑bit VLIW DSPs for audio/vision signal processing, complementing matrix cores for non‑tensor workloads. | | RISC‑V Security Coprocessor | Handles cryptographic primitives, secure boot, and key management. | meyd675
Key selling points: